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1A Reappraisal of Optimum Output Matching
Conditions in Microwave Power Transistors
Roberto Quaglia, Member, IEEE, Daniel Shepphard, and Steve Cripps, Fellow, IEEE
Abstract—This paper presents a novel approach to the iden-
tification of output power and efficiency contours in microwave
power transistors in compressed regime. The formulation is based
on a polynomial representation of the drain-source voltage profile
accounting for the knee region. Closed-form equations for the
output power and efficiency as function of the fundamental load
are demonstrated, enabling the plot of contours on a Smith
Chart. From these, a further simplified drawing procedure for
approximated contours is also derived, differentiating between
two families of output characteristic. The first, with smooth knee,
is usually experienced in GaN devices, while the second exhibits
a steep knee which can be associated to GaAs devices’ typical
behaviour. A 5W GaN HEMT, a 2.5W GaN HEMT, and a 0.7W
GaAs pHEMT are characterized with load pull measurements.
In all three cases, the proposed method results in a very accurate
contour construction, despite being based on an approximated
output current/voltage profile and on a rough estimate of output
equivalent capacitance.
Index Terms—Power amplifiers, high efficiency amplifiers,
Field-Effect Transistors.
I. INTRODUCTION
IT has long been recognised that loadline considerations canbe used to design power amplifiers at higher frequencies,
so long as the impedance reference plane is set at a conceptual
point which lies “inside” of the device output parasitics [1]–
[3]. Over thirty years ago, one of the present authors [3]
showed how the basic loadline method could be extended
to take account of reactive loads and as such showed how
plausible “load-pull contours” could be constructed with min-
imal large signal power measurements. This analysis however
made several simplifying assumptions; in particular it only
accounted for situations where the device plane voltage swing
remained outside of the I-V “knee” region. This assumption is
especially restrictive for cases where the device is presented
with an impedance whose magnitude is higher than the load-
line resistance. Nevertheless, the technique in [3] has been
widely and successfully used for the design of linear RFPAs
operating up to, but not beyond, the 1 dB compression point.
Other approaches have been pursued to approximate the
optimum load conditions without relying on large signal
measurements or models. The simple model proposed in [4]
explicitly includes device parasitics to predict the contours at
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different frequencies. The work presented in [5] uses a small
signal equivalent model to extract a first approximation of
class A PA optimum power loads. It takes into account the
voltage/current device limitations, in this case a GaAs pHEMT,
by imposing elliptic dynamic I-V curves tangential to the
maximum current/voltage limits. The methodology of [3] is
extended to Cascode stages in the work presented in [6].
The need to predict, at least in a first approximation, the
efficiency of the PA for varying load has become particularly
important for the design of Doherty amplifiers. In fact, the
simplistic assumption frequently made in the literature that
constant efficiency can be maintained using the textbook load
modulation have been shown to be inaccurate; this is due in
part to the knee clipping of the device current during the entire
load modulation regime. In [7] this phenomenon is explained
relying on a simplified device (LDMOS in this case) model
taking into account for the Ron and for the smooth turn-
on of the trans-characteristic. The proposed model in [7] is
able to accurately predict power and efficiency contours in
linear operation (around 1 dB gain compression), as it has
been refined and extended to higher power LDMOS transistors
in [8]. On the other hand, the different knee interaction for
varying load can be exploited, as shown by [9], [10], to
increase the average efficiency of the Doherty PA.
Recently, some advanced PA architectures that intentionally
drive the device into the saturated region have been re-
examined as candidates for highly linear RFPA applications.
For example, the Chireix outphasing PA is receiving renewed
attention, largely due to the now widespread use of Digital
Signal Processing and the consequent ability to generate com-
plex baseband and IF signal formats [11]. Moreover, numerous
non-telecom applications often make use of PAs with devices
operated well into saturation. As such, the present paper
addresses a need for a more generic theory that characterises
the power and efficiency behaviour of an RF power transistor
that may include operation well into the clipping, or saturation,
region. The approach however still attempts to retain the
simplistic spirit of the original analysis in [3], and it is based on
the approximation of the I-V output characteristics by means
of a polynomial.
The paper is organized as follows: Section II explains the
applied approximations and derives the closed-form equations
for output power and efficiency; Section III uses the ob-
tained equations to analyse the variational trends of optimum
power/efficiency loads for different knee profiles, and proposes
a further simplified method for graphically building the con-
2tours; Section IV reports the comparison between estimated
and measured power/efficiency contours for GaN and GaAs
devices. Finally, SectionV draws some conclusions.
II. BASIC CONCEPT
Loadline based PA design of a tuned class B amplifier
defines the optimum load for output power as Ropt =
2VDD/IMAX, where VDD is the drain bias voltage, and IMAX
is the maximum of the truncated sinewave that represents the
drain current. In a normalized representation, where VDD =
IMAX = 1, Ropt results equal to 2, the maximum output power
is (VDDIMAX)/4 = 0.25, and the maximum efficiency is pi/4.
In this paper, the normalized drain current is defined as:
ids(θ) = A(θ)k(vds), (1)
where A() is the baseline function, determined as the trans-
conductance function applied to the input voltage, thus a
periodic function of the angle θ, while k() describes the knee
as function of the normalized drain-source voltage vds.
A simple polynomial form is used for k():
k(vds) = 1− (1− vds)N , (2)
where N is an even integer identifying the polynomial order.
The profile of k() is shown in Fig. 1, for different N values.
For N that tends to very high values, function tends towards
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Fig. 1. Knee profile vs. vds for N = 4 (light grey), 6 (grey), 8 (dark grey),
and 24 (black).
the “text book” approximation of zero knee-voltage. A realistic
approximation of a typical GaN device behaviour is obtained
with 4 ≤ N ≤ 8, while a higher N should be adopted for
GaAs devices (e.g., N > 20). It is important to notice that
the knee profile to be approximated must refer to a pulsed I-V
measurement or a dynamic RF “fan diagram”, to account for
dispersion and thermal issues. The fan diagram is a collection
of dynamic load line measurements on different intrinsic
resistive loads that highlights the profile of the knee [12]. The
formulation of (2) is particularly convenient when assuming
short circuited harmonics, writing vds as:
vds(V, φ) = 1− V cos(θ + φ), (3)
where V, φ are free parameters that can be swept to simulate
arbitrary complex terminations at fundamental. If harmonic
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Fig. 2. Intrinsic current waveforms for N = 4 (light grey), 6 (grey), 8 (dark
grey), and 24 (black). V = 0.9, φ = 0 (a), and V = 0.8, φ = −pi
8
(b).
loads are not short-circuited, as in the case of exploiting differ-
ent PA classes [13], it is not possible to identify unequivocally
the voltage waveform shape, and a numerical approach may
be followed for the determination of the contours [14]. With
shorted harmonics, the knee description becomes:
k(vds) = 1− V N cos(θ + φ)N . (4)
Two examples of current profiles are shown in Fig. 2, with
V = 0.9, φ = 0 and V = 0.8, φ = −pi8 , N = 4, 6, 8, and 24,
and assuming a class-B baseline current. Notice that V can be
actually pushed slightly above 1 to emulate very compressed
behaviour of the transistor [15].
An important consideration to be drawn is related to the
non-physical behaviour of the polynomial function when
vds >> 1, that corresponds to k(vds) approaching zero for
vds = 2. The impact of this approximation will be negligible
for |φ| close to 0, when considering class B or deep-class
AB cases, since the current baseline function A() is also
very close to zero in that output characteristic region. For
|φ| approaching pi2 , an error in the evaluation of DC and
fundamental components of current is present. However, the
amount of this error is very low, even for low N , and will only
result in a limited distortion of contours in extreme cases of
highly reactive loads that are seldom exploited in PA design.
The knee function of (4) can be expanded in:
k(vds) = k0 +
N
2∑
n=1
[k2n,R cos(2nθ) + k2n,Q sin(2nθ)] . (5)
The kj terms are functions of (V, φ):
k0 = 1−
(
V
2
)N ( N
N/2
)
k2n,R = −2
(
V
2
)N ( N
N/2−n
)
cos(2nφ)
k2n,Q = 2
(
V
2
)N ( N
N/2−n
)
sin(2nφ)
(6)
The terms
(
N
N/2
)
is a binomial form. If the current baseline
function A() is even, as normally assumed in theoretical PA
3analyses, it can be expanded as:
A(θ) = A0 +
∞∑
n=1
[An cos(nθ)] . (7)
The DC and fundamental components of ids result, after
some rearrangement, as:
I0 = A0k0+
1
2
∑N
2
n=1 [A2nk2n,R]
I1R = A1k0+
1
2
∑N
2
n=1 [(A2n−1 +A2n+1) k2n,R]
I1Q =
1
2
∑N
2
n=1 [(A2n−1 −A2n+1) k2n,Q]
(8)
Writing the fundamental voltage and current in phasor form:
VDS = V (− cos(φ) + j sin(φ)), IDS = I1R + jI1Q
(9)
allows evaluating output power, efficiency and load:
POUT(V, φ) =
1
2ℜ{VDS(−I∗DS)}
η(V, φ) = POUTI0
Z1(V, φ) = −VDSIDS .
(10)
Now, for each current and knee profile, it is possible to trace
power and efficiency contours by sweeping the (V, φ) values.
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Fig. 3. Power (a) and efficiency (b) contours with N = 4 (light grey), 6
(dark grey), and 8 (black).
Fig. 3 shows the power and efficiency contours, obtained
with a truncated sinewave for the current, class B bias, and
for knee polynomial orders of N = 4, 6, and 8. The Smith
Chart normalization impedance is Ropt = 2. Calculations are
performed in Matlab R© using the expressions (6)-(10), and the
contours are traced with the native contour function. Fig. 4
reports the same type of contours but evaluated for N = 16,
24, and 32, representing realistic knee approximations for
GaAs devices. It can be seen that the obtained power con-
tours are distinctly non-circular, and that they converge for
increasing N. Fig. 5 reports the contours for N = 1000, where
the polynomial knee function tends to an ideal abrupt knee
function, compared with the contours proposed in [3]. On the
left Smith Chart quadrants, the contours are identical, being
the region not affected by current clipping; the impedance
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Fig. 4. Power (a) and efficiency (b) contours with N = 16 (light grey), 24
(dark grey), and 32 (black).
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Fig. 5. Power (a) and efficiency (b) contours with N = 1000 (black solid)
compared to the contours proposed in [3] (grey dashed).
magnitude is lower than that required to cause the voltage
to reach the knee region. Since the current is unclipped,
power and efficiency contours are coincident. On the other
hand, the right hand quadrants show significant separation
of power and efficiency contours due to the current clipping
effects. Although this has been cited as a flaw in the theory
proposed in [3], this difference is mainly due to the fact that
the contours in [3] were defined by reducing the maximum
current so as not to clip the waveforms, thus avoiding any knee
effect. So this discrepancy in fact only applies to efficiency;
the clipped (right-hand) power contours are quite close to
the original circular arc proposed in [3]; this is somewhat
fortuitous inasmuch as the derivation in [3] was based on
backed-off current swing rather than clipped current waveform
analysis.
III. PREDICTING POWER AND EFFICIENCY CONTOURS
A. Locating maximum values and optimum loads
By observing the contour plots in Fig. 3 and Fig. 4, it can
be seen that the maximum for power (Pmax) and efficiency
(ηmax) always correspond to loads Rp, Rη on the real axis,
i.e., to φ = 0. This is consistent with previous results on tuned
4load PAs [8], [16]. It can be demonstrated that, for φ = 0, the
output power and the efficiency can always be written as:
POUT(V, φ = 0) =
aV (1−pV N)
4
η(V, φ = 0) = pib4
V (1−pV N)
(1−dV N )
.
(11)
The real coefficients a, p, b, d are function of N and of the
baseline current waveform. The value of V that maximizes
the output power (V = Vp) and the efficiency (V = Vη) can
be determined after equating to 0 the derivative of (11):
a(1−(N+1)pV Np )
4 = 0
pib
4
1−((N+1)p−(N−1)d)V Nη +pdV
2N
η
(1−dV Nη )
2 = 0.
(12)
This results in
Vp = ((N + 1)p)
− 1
N , Vη =
N
√
t, (13)
where t is the only solution to the second order polynomial 1−
((N + 1)p− (N − 1)d) t+ pdt2 giving positive DC current.
Once Vp, Vη are known, the corresponding real loads can
be calculated. Fig. 6 reports the values of Pmax, ηmax, Rp, Rη
vs. knee order N , considering a class B current baseline
waveform. As expected, for N that tends to very high values,
Rp, Rη tend to converge to Ropt = 2, and the values of
Pmax, ηmax achieve their theoretical limits of 0.25 and pi/4,
respectively. For 4 ≤ N ≤ 8, Rp is around 1.9, and Rη is
around 1.5–2 times Rp.
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Fig. 6. Power (grey) and efficiency (black) optimum value (a) and load (b)
vs. N .
B. Construction of approximated contours for smooth knee
devices
The proposed method permits to build the contours solving
few equations. However, a further simplification is possible
by graphically approximating the contours, enabling an even
simpler implementation of this method in a CAD environment.
From Fig. 3, it can be seen that efficiency contours for low
values of N , typical of GaN devices, can be reasonably
approximated by circles centred on the real axis. To determine
centre and radius of these circles, it is sufficient to know the
intersections with the real axis, that can be found as the real
roots to the following N + 1 order polynomial equation:
10−α/10 ηmax =
pib
4
V
(
1− pV N)
(1− dV N ) . (14)
The coefficient α, in dB, determines the level of the efficiency
contour. The obtained solution in the V variable leads to
two points on the Smith Chart, assuming a normalization
impedance of Ropt = 2. Conversely, the power contours are
not well approximated by circles, but they result more similar
to ellipses with the vertical axis (y-radius) longer than the
horizontal one (x-radius). The centre and the horizontal radius
of the ellipse can be found in a similar manner to the efficiency
contour derivation, by solving the equation:
10−α/10 Pmax =
aV
(
1− pV N)
4
. (15)
Vertical radius can be found by locating the points on the
contour where the real part of Γ equals the ellipse centre.
Considering a class B truncated cosine as current baseline,
the centre and radii for N = 4,6, and 8, and different α
values are reported in Table I and II for efficiency and power,
respectively.
TABLE I
CENTRE AND RADIUS FOR APPROXIMATED EFFICIENCY CONTOURS IN Γ.
α Centre Radius
(dB) N=4 N=6 N=8 N=4 N=6 N=8
0 0.30 0.23 0.18 0 0 0
0.5 0.29 0.24 0.21 0.31 0.30 0.29
1 0.28 0.24 0.22 0.42 0.40 0.39
2 0.26 0.24 0.23 0.55 0.53 0.51
3 0.23 0.22 0.21 0.63 0.62 0.60
TABLE II
CENTRE AND RADII FOR APPROXIMATED POWER CONTOURS IN Γ.
α Centre x-radius y-radius
(dB) N=4 N=6 N=8 N=4 N=6 N=8
0 -0.03 0 0 0 0 0 0
0.5 -0.02 0.22 0.19 0.17 0.28 0.27 0.27
1 -0.01 0.31 0.27 0.25 0.40 0.39 0.37
2 0 0.44 0.4 0.37 0.55 0.53 0.52
3 0.01 0.55 0.50 0.47 0.65 0.63 0.62
C. Construction of approximated contours for steep knee
devices
For the approximation of contours when N is large, for
example around 24 for GaAs devices, ellipses can still be used
5for power contours. The centre and axis-radii, indicated in
Table III, have been extracted graphically.
TABLE III
CENTRE AND RADII FOR APPROXIMATED POWER CONTOURS IN Γ FOR
N = 24 (OR SIMILAR STEEP KNEE APPROXIMATION).
α (dB) Centre x-radius y-radius
0 -0.022 0 0
0.5 -0.01 0.11 0.25
1 0 0.175 0.35
2 0.008 0.288 0.495
3 0.01 0.395 0.595
Efficiency contours for N = 24, as can be seen in Fig. 4,
can be approximated combining a partial ellipse (on the left
hand) and a partial circle (on the right hand), whose centres
and radii are reported in Table. IV, and have been graphically
approximated.
TABLE IV
CENTRE AND RADII FOR APPROXIMATED EFFICIENCY CONTOURS IN Γ FOR
N = 24 (OR SIMILAR STEEP KNEE APPROXIMATION).
α (dB) Centre Ell. x-radius y-radius Centre Circ. Radius
0 0.07 0 0 0 0
0.5 0.03 0.11 0.25 0.105 0.265
1 0.04 0.175 0.35 0.13 0.37
2 0.008 0.288 0.5 0.14 0.52
3 0.192 0.55 0.625 - -
D. Guidelines for contours drawing
Following the results of the previous sections, a procedure
for contours drawing can be identified:
• identify N by analysing the output I-V characteristics
from pulsed I-V or fan diagram measurements;
• draw the normalized power/efficiency contours using the
equations of Section II or the tabulated values of this
Section;
• de-normalize the contours to the estimated Ropt;
• account for the frequency dispersion by rotating the
contours on the Smith Chart according to the para-
sitic/package definition.
This last step is actually very important. In fact, if strong non-
linear capacitive effects are present, non-linear embedding pro-
cedure must be applied to properly move the reference plane
from the intrinsic current generator to the device tabs [17],
[18].
IV. EXPERIMENTAL RESULTS
The simplified contour drawing procedure is tested and
compared with load-pull characterization results for all
the three devices using the Cardiff University harmonic
source/load-pull setup. The measurement setup block diagram
and photograph are depicted in Fig. 7 consisting of a real-
time, two-port, source/load-pull measurement system [19]. Ac-
tive harmonic source/pull strategy is adopted, with frequency
multiplexers enabling the independent behaviour of the dif-
ferent source/load pull harmonic sources. The use of a large
DUT
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Fig. 7. Block diagram (a) and photograph (b) of the adopted active source/load
pull setup.
signal vector analyser, and of a comb-generator as reference
for phase re-alignment of harmonic components, enables the
measurement of the waveforms at the DUT plane [20]. The
system is computerized and controlled by ad-hoc software.
The three devices are:
• a 0.25µm GaN HEMT on SiC, the TGF2023-01 from
Qorvo Inc. (picture in Fig. 8(a)), named here GaNFET1.
IMAX of 1.2A. Operating at VDD = 28V. Estimated
Ropt ≈ 47Ω.
• A 0.5µm GaN HEMT on SiC, named here GaNFET2.
IMAX of 0.72A. Operating at VDD = 20V. IMAX of
0.34A. Operating at VDD = 10V. Estimated Ropt ≈
58Ω.
• A 0.35µm GaAs pHEMT, the TGF2022-06 from Qorvo
(picture in Fig. 8(b)), named here GaAsFET. Estimated
Ropt ≈ 58Ω.
It has to be noticed that, while GaNFET1 and GaAsFET are
both based on commercial available processes, GaNFET2 is
based on a research-driven process.
Fan diagram measurements [12] on the devices are shown
in Fig. 9, together with the selected k() functions with N =
4, N = 6 and N = 24 for the GaNFET1, GaNFET2 and
GaAsFET case, respectively.
The GaNFET1 device has been measured at 3GHz, with
drain bias voltage of 28V and quiescent current of 15mA.
6(a) (b)
Fig. 8. Microscope pictures of GaNFET1 (a) and GaAsFET (b) devices.
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Fig. 9. Measured fan diagrams (dashed) for the GaN device 1 (a), and device
2 (b), and GaAs (c) device, with adopted k() functions (solid) with N = 4
(a), N = 6 (b) and N = 24 (c).
The GaNFET2 device has been characterized at 2GHz, with
drain bias voltage of 20V and quiescent current of 5mA.
The GaAsFET has been characterized at 2GHz with drain
bias of 10V, 10mA. A constant input drive, corresponding
to roughly 3 dB compression at the optimum power load, is
applied. For a proper comparison with the theory, the second
and third harmonics are shorted on the device terminals. For
the GaNFET1 device, the maximum measured output power
is 5.4W, while the maximum efficiency is 63%, reasonably
in agreement with the estimation provided by Fig. 6, from
which 5W and 65% are expected, respectively. The intrinsic
optimum load for output power is around 55Ω, slightly higher
than the estimated value. For the GaNFET2, the maximum
measured output power and efficiency are 2.4W and 58%,
respectively. The output power is in good agreement with
Fig. 6, that estimates 2.5W, while the efficiency is lower
than expected, probably related to the immaturity of the
process. In this case, the measured intrinsic optimum load
for output power is 55Ω, very close to the expected 51Ω.
Regarding the GaAs device, the maximum measured output
power and efficiency are 0.72W and 72%, respectively, again
in good agreement with Fig. 6, that estimates 0.7W and 74%,
respectively. In this case, the measured intrinsic optimum
load for output power is around the expected 58Ω. Fig. 10
and Fig. 11 show the measured output power and efficiency
contours compared to the contours estimated using the equa-
tions of Section II. The calculated contours are moved to the
extrinsic plane by assuming an equivalent output capacitor
Cout = 0.43 pF, Cout = 0.4 pF, and 0.3 pF for the GaNFET1,
GaNFET2, and GaAsFET devices, respectively. Fig. 10 and
Calc.Meas.
(a)
Calc.Meas.
(b)
Calc.Meas.
(c)
Fig. 10. Output power contours for the GaNFET1 (a), GaNFET2 (b) and
GaAsFET (c) devices. Comparison between measurements (black solid) and
calculated (grey dashed). Contour step: 1 dB.
Fig. 11 demonstrate a good agreement between the calculated
power/efficiency contours, shifted to the external device plane
using the equivalent capacitances, and the measured ones. The
reflection coefficient error between measured and computed
contours is always lower than −19 dB.
Similarly, Fig. 12 and Fig. 13 compare the measured con-
tours with the ones constructed using the approximated shapes
of the tables of Section III. As can be seen the approximated
contours show good agreement with the measured ones, and
7Calc.Meas.
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Fig. 11. Efficiency contours for the GaNFET1 (a), GaNFET2 (b) and
GaAsFET (c) devices. Comparison between measurements (black solid) and
calculated (grey dashed). Contour step: 1 dB.
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(c)
Fig. 12. Output power contours for the GaNFET1 (a), GaNFET2 (b) and
GaAsFET (c) devices. Comparison between measurements (black solid) and
approximated (grey dashed). Contour step: 1 dB.
the error of the reflection coefficient is always lower than
−19 dB.
V. CONCLUSIONS
In this paper, a novel and simple method to estimate power
and efficiency contours in microwave power transistors has
Approx.Meas.
(a)
Approx.Meas.
(b)
Approx.Meas.
(c)
Fig. 13. Efficiency contours for the GaNFET1 (a), GaNFET2 (b) and
GaAsFET (c) devices. Comparison between measurements (black solid) and
approximated (grey dashed). Contour step: 1 dB.
been proposed. Closed form equations for power and efficiency
in saturation regime, using a polynomial approximation of
the device’s output characteristics, have been derived. While
any contour level can be obtained through the solution of
the proposed equations, approximated contours have been also
proposed based on simple shapes as circles and ellipses. Centre
and radii at some significant contour levels, for devices exhibit-
ing either a smooth or a steep knee, are tabulated for a fast
reference. The contour drawing procedure does not require, at
least in principle, microwave large-signal measurements, and
represents a useful tool for power amplifiers design.
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